Electronic and dielectric properties of vapor-phase grown MoS 2 MoS 2 extracted from CV measurements at 100 KHz is 2.6 -2.9. The present study advances the understanding of defects and interface states in MoS 2 . It also indicates opportunities for ion-based plasticity in 2D material devices for neuromorphic computing applications.
Abstract:
Electronic and dielectric properties of vapor-phase grown MoS 2 
Introduction:
Transition metal dichalcogenides (TMDs) are among a large family of two-dimensional (2D) layered materials. They are generically described by the formula MX 2 , where M represents a transition metal such as molybdenum (Mo), tungsten (W), niobium (Nb), and others and X stands for a chalcogenide element, i.e. sulfur (S), selenium (Se) or tellurium (Te). 1, 2 Bulk TMDs are formed from vertically stacked 2D-layers that are held together by van der Waals forces, typically at an interlayer spacing of less than 1 nm.
The electronic properties of TMDs range from semiconducting to superconducting, and include direct and indirect energy band gaps that depend on the number of layers. 1 Molybdenum disulfide (MoS 2 ) is a semiconducting TMD material with a band-gap ranging from 1.3 eV in bulk to 1.88 eV as a mono-layer. 1, 3 Its appealing properties have made it a potential material for applications in nanoelectronics, optoelectronics and neuromorphic computing. [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Most of the early-stage research has been conducted on small flakes obtained through mechanical exfoliation 14 or chemical exfoliation. 15, 16 Although these techniques can yield high quality MoS 2 , they are not suitable for large scale applications as they are limited to small flakes. 17 More recently, CVD growth from gaseous precursors and thermal conversion of metal films (vapor-phase sulfurization)
have been proposed as scalable methods for MoS 2 growth. [18] [19] [20] [21] [22] Here, the latter technique has been used to grow large area MoS 2 directly on silicon (Si) substrates.
Most of the research on electronic devices based on MoS 2 has focused on lateral transport properties of MoS 2 . In this work, we investigate layered MoS 2 on Si substrates with respect to transport perpendicular to the interfaces, for a potential application as a dielectric barrier material in vertical heterostructure devices, such as graphene and 2D materials-based hot electron transistors (HETs) which are potential devices for high speed electronics. [23] [24] [25] [26] [27] The small band gap of MoS 2 compared to available oxides, 1, 3 and its low band offset with respect to silicon (Si) 1, 3, 28 makes it a good candidate for efficient emission barriers in HETs. 29 In combination with an ultra-thin dielectric layer, MoS 2 could also serve in a bi-layer tunnel barrier configuration, which has been shown to enhance HET on-current levels. 30 In this context, it is essential to understand the electronic and dielectric properties of MoS 2 as a barrier material. We have thus investigated capacitors, with MoS 2 as the dielectric, through capacitance-voltage (C-V) and conductance-voltage (G-V) measurements. Raman spectroscopy (λ = 532 nm) and transmission electron microscopy (TEM) were carried out to obtain information on the phase formation and structure of the MoS 2 films, respectively. The chemical composition of the samples was investigated with time-of-flight secondary ion mass spectrometry (ToF-SIMS) depth profiling.
Metal-Semiconductor-Semiconductor (MSS) capacitors in which MoS 2 is sandwiched between a metal electrode and a Si substrate were fabricated on p-and n-type Si substrates. The MoS 2 was converted from ~ 5 nm molybdenum (Mo) thin films deposited on the samples. In the conversion process, the metal films were sulfurized by heating them in a furnace at 800 °C in argon and sulfur atmosphere, resulting in ~ 15 nm thick MoS 2 films. Afterwards, circular metal electrodes with diameters of 100 µm were formed through a sequence of photolithography, deposition of a stack of chromium (Cr, 20 nm) and gold (Au, 120 nm) by thermal evaporation, and a lift-off process. Finally, the native oxide on the backside of the samples was removed by HF and a stack of Cr and Au was deposited as a back side contact. A schematic of the process flow is presented in Fig. 1a . The setup used for the vapor-phase sulfurization process is illustrated in Fig. 1b and an optical micrograph of a device is shown in Fig. 1c .
The MoS 2 films were characterized by Raman spectroscopy after growth. The
Raman spectra show the two prominent peaks (E 1 2g and A 1g , Fig. 2a (Fig. 2c) . In addition to the expected elemental / molecular composition of the intended layers, we observed the presence of negatively charged chloride (Cl ! ) and hydroxyl (OH ! ) ions in the MSS structures. See methods section for details on the ToF-SIMS measurements.
Results and Discussion:
C-V and G-V measurements were carried out inside a Lakeshore cryogenic probe station connected to a Keithley KI-590 admittance meter in vacuum (10 -4 mbar) and at room temperature. C-V characteristics measured at 100 KHz signal frequency on the MoS 2 capacitors with p-and n-Si substrates are shown in Fig. 3 . The shape of these graphs resembles that of typical metal/oxide/silicon (MOS) structures, 35 with capacitance saturation over a large voltage range for the p-type samples (Fig. 3a) . The n-type samples also exhibit saturation ( Fig. 3b ), but leakage current dominates for gate voltages above 4 V. As a consequence, the measured capacitance starts to drop below the saturation level above that point (not shown). Based on the C-V measurements, we calculated the dielectric constant values for the vapor-phase grown MoS 2 using
where the insulator capacitance !"#. is analogous to the oxide capacitance of conventional MOS capacitors, !"# ! is the IL capacitance and !"# ! is the MoS 2 capacitance.
In this calculation, !"#. is considered to be the equivalent capacitance of the SiO x and the MoS 2 capacitors connected in series, and it is obtained from the saturation part of the C-V curves shown in Fig. 3 (Fig. 2b ).
The C-V measurements indicate that energy barriers exist between Si and MoS 2 for both holes and electrons, and that they are sufficiently high to establish accumulation of carriers at the Si band edges (i.e. saturating CV curves). The magnitude of these barriers depends on energy band alignment, which could vary between the following two extremes:
(1):-Assuming that the band alignment is entirely determined by electron affinities, one would expect a "Type -I" (straddling) gap, 37 where the barrier heights are determined by the difference between the electron affinities of the two materials in contact.
(2):-Assuming that the alignment is mainly controlled by the existence of "virtual gap states", a "Type -II" (staggered) gap 37 will form. In this case, the hole barrier is expected to be considerably larger than the electron barrier, which is in accordance with the present observation of current leakage mentioned earlier. In reality, however, one may expect a combination of the two phenomena. 38 The presence of two interfaces (i.e. 39 This indicates that the interfacial layer in the current device is of poor quality, possibly due to oxygen deficiencies and other defects favoring leakage.
For further investigation, we performed bias-stress (BS) measurements on the MSS devices. BS measurements allow investigating charge dynamics in dielectrics and at their interfaces, and also to study the effect of interface states on the C-V and G-V characteristics. Here, a reference C-V curve was first measured without BS with 70 ms delay between data points. Next, bias stress of V Gstress = 4 V and -4 V was applied for 1 min, followed by C-V and G-V measurements that were run with the shortest possible delay between data points (i.e.1 ms). This resulted in shifting of the curves along the voltage axis. Subsequent BS cycles were applied until the curves did not exhibit further observable shifts. Figs. S1 and S2).
The C-V data was further analyzed through simulations based on an equivalent circuit model. 41 This was inspired by the experimental evidence of negatively charged ions within MoS 2 that may move in response to BS and interact with interface states to influence the capacitance measurements. The circuit configuration given by the capacitance meter to yield the measured quantities is depicted in Fig. 6a . This configuration contains a capacitor and a conductor connected in parallel. However, the physical MSS system should be represented by more circuit elements (Fig. 6b) . This equivalent circuit model takes into account the capacitance contributions from the IL, To address this issue, it is appropriate to introduce a concept of capacitance density ( !" ), which represents the capacitance per unit area and unit energy. 35, 41 The mathematical expression for this quantity can be formulated as
where q is the electron charge, !" is the energy distribution of interface states, ! is the rate of emission of electrons at the trap, ! is Boltzmann's constant, T is the absolute temperature, and is the Fermi-function.
Integrating the capacitance density along ∆E results in the interface state capacitance, !" , for a given Fermi-level position (∆ ):
The electron emission rates at the interface states are assumed to be much higher than the frequency of the AC probe signal from the capacitance meter, so that the trap states are completely emptied and filled within a period time of the AC signal. Therefore, the measured differential capacitance ! can be calculated as 35 ,41
where, ! is the measured capacitance, MoS2 is the MoS 2 capacitance, !"# ! is the IL (SiO x ) capacitance, ! stands for the silicon capacitance and !" is the interface state capacitance as calculated using Eqn. 3.
The theoretical capacitance was calculated using Eq.4 and compared with experimental data. This causes a decrease in the negative charge at the interface and an increase in concentration of active interface states that can capture and emit electrons. As a result, negative voltage shifts and pronounced humps are observed in the C-V curves in Fig.   4a . The same effect was also manifested in the negative shifts and increasing peaks of the G-V curves (Fig. 4b) . Such effect indicates increasing interface state concentration.
The shape of the interface state distributions resemble that of the P b centers occurring at SiO x /Si interfaces. 39, 40 Their presence is attributed to the interfacial SiO x layer formed on Si, which is very similar to the well-documented examples from research towards integration of high-k oxides in Si MOSFETs. 40, 41 Finally, the "turn-around" effect observed in the C -V and G-V curves for p-type samples after the first negative BS cycle warrants a discussion. Here, an initial shift of the curves in the negative voltage direction is followed by positive voltage shifts for succeeding stress cycles (Figs. 5c and 5d ). This indicates that either an increasing positive charge or a decreasing negative charge occurs close to the silicon side of the capacitor after the first cycle, but not after those following. Taking into consideration the existence of hole accumulation at the Si/SiO x interface during negative BS, conceivable origins of this effect could be the interaction of holes either with traps of the SiO x layer or the moving ions, thus leaving a more positive oxide charge behind. Based on the ToF-SIMS data, we propose that negatively charged mobile ions are responsible for the observed BS responses. In particular, due to a high possibility for adsorption of water molecules in the MoS 2 layer during and after device fabrication, we consider hydroxyl ions (OH ! ) as probable candidates. These would be expected to originate from water splitting due to the catalytic properties of Cr and MoS 2 in aqueous solutions. [46] [47] [48] [49] [50] It should also be noted that the random and predominantly vertical orientation of the MoS 2 layers in our devices may facilitate the mobility of the OH ! ions along the van der Waals gaps which are oriented parallel to the electric field.
Conclusions:
Capacitors with vapor phase-grown MoS 2 layers as dielectric were fabricated and Corresponding G-V plots with similar behavior. In all these measurements, the first black curves were measured without BS with a 70 ms delay between data points. The subsequent curves were measured after 1 min BS and with 1 ms delay. 
